

SiI9612 4K Video Processor with Integrated 300 MHz Receiver and Transmitter

Data Sheet

SiI-DS-1120-C

April 2017

Contents

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are
trademarks or registered trad

Figures

Tables

1. General Description

The Lattice Semiconductor SiI9612 video processor supports High-definition Multimedia Interface (HDMI®) and video processing requirements for a Blu-ray Player/Recorder, Audio Video Receiver (AVR), and other video processors. It incorporates an integrated HDMI/Mobile High-definition Link 2 (MHL®) receiver and an HDMI transmitter that supports HDCP repeaters.

Lattice Semiconductor VRS® ClearView video processing enhances video streaming quality with noise reduction, Video Smoothing™, and picture enhancement. VRS® ClearView also includes a 4K adaptive scaler to drive the emerging 4K display market.

The SiI9612 device is preprogrammed with Highbandwidth Digital Content Protection (HDCP) keys for both receiver and transmitter, which helps reduce programming overhead and lowers manufacturing costs.

1.1. Video Processor

- Supports video input formats up to 1080p and UXGA including 4K x 2K pass-through
- Supports video output formats up to 1080p, WUXGA, and 4K x 2K
- Full 10-bit Adaptive Scaler
- Mosquito Noise Reduction
- Supports upscaling to 4K x 2K
- Supports downscaling from 1080p @ 60 Hz
- Video smoothing (pre- and postscaler)
- Detail and edge enhancement (prescaler)
- 12-bit preprocessing including color space conversion and picture control
- 12-bit postprocessing including color space conversion
- Picture controls
- Test Pattern Generator (TPG)

1.2. On-screen Display

- Character-based
- Supports On-screen Display (OSD) over 3D video
- Supports alpha-blending

1.3. Video Input

- 300 MHz HDMI receiver port with 3D support
- MHL with 1080p @ 60 Hz support

1.4. Video Output

300 MHz HDMI transmitter port

1.5. Digital Audio Interface

- Inputs
	- I²S input with multichannel support
	- S/PDIF input
	- Audio Return Channel (ARC) input
- **Outputs**
	- \bullet I²S output with four data signals for multichannel formats, and flexible programmable channel mapping including DSD
	- \bullet High Bitrate Audio output including Dolby® TrueHD and DTS-HD Master Audio™
	- S/PDIF output supports LPCM, Dolby Digital, DTS digital audio transmission with a 32 kHz – 192 kHz *fs* sample rate
- Intelligent audio mute capability avoids pops and noise with automatic soft mute and unmute
- IEC60958 or IEC61937 compatible

1.6. Control

- I²C and Serial Peripheral Interface (SPI) Bus
- DDC for HDMI receiver and transmitter
- Consumer Electronics Control (CEC) interface incorporates an HDMI CEC I/O and an integrated CEC Programming Interface (CPI)

1.7. Package

9 mm × 9 mm, 76 pin MQFN package with ePad

Figure 1.1. Typical Application

2. Functional Description

The SiI9612 video processor is ideally suited for Blu-ray players, A/V receivers, and video processing applications. It features a digital processing core that performs real-time video format conversion and image improvement. Format conversion is achieved through an innovative adaptive scaler that allows the device to upscale from any input format to 4K x 2K resolutions. Proprietary video processing algorithms improve the picture quality by removing unnaturally appearing noise or artifacts, smoothing edges and sharpening the image. Image improvement is supported for both standard and high-definition video.

An on-chip character generated On-screen Display (OSD), organized as 108 x 30 rows and columns, is included in the SiI9612 device. The OSD has split-screen mode to support display of the OSD over a 3D image.

The SiI9612 device provides a Test Pattern Generator (TPG) that is fully programmable by software and is able to generate test patterns without a valid input signal. With a maximum supported resolution of 4096 x 2208, it is able to generate test patterns for both 4K x 2K and 1080p 3D video output formats.

The SiI9612 video processor integrates a full 300 MHz HDMI receiver and HDMI transmitter. Mobile High-definition Link (MHL) technology is available on the HDMI receiver. The MHL receiver supports PackedPixel mode. The Audio Return Channel (ARC), provided for the HDMI transmitter port, allows the SiI9612 device to receive a S/PDIF signal from the connected DTV.

The SiI9612 video processor supports audio extraction and insertion. Audio extracted from the HDMI receiver can be output simultaneously to a S/PDIF port, a multichannel l²S port, and to the HDMI transmitter for repacketization. Audio to be transmitted on the HDMI output can be selected from one of four other sources: S/PDIF input, 2-channel I²S input, multichannel I²S input, and ARC input. The video processor can also convert the LPCM data received from the 2-channel l²S input or the l²S output of the HDMI receiver to an IEC60958 stream to output on the S/PDIF port.

[Figure 2.1](#page-7-1) below and [Figure 2.2](#page-8-0) on the next page show the functional blocks of the chip.

Figure 2.1. Functional Video Path Block Diagram

Figure 2.2. Audio Path Block Diagram

[Table 2.1](#page-8-1) summarizes the audio outputs that are available with each audio input.

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.la**tticesemi.com/legal**. All other brand or product names are
trademarks or registered tr

2.1. Video Processor

The SiI9612 video processor features the latest VRS® technologies from Lattice Semiconductor including a 4K Adaptive Scaler, Video Smoothing, enhanced Mosquito Noise Reduction, and Detail and Edge Enhancement. These technologies improve the picture quality of highly compressed video sources by enhancing resolution through scaling and removing video noise without side effects. Adaptive scaling delivers automatically optimized performance for all sources including internet video, high-definition video, and computer graphics. All processing resources are included on-chip and external RAM is not required.

2.1.1. Supported Input Resolutions to Video Processing Core

The SiI9612 video processing core supports several input formats as defined in the CEA-861E Specification. It also supports several PC formats. Supported formats include, but are not limited to, the following:

- 720 x 480i
- 720 x 576i
- 1440 x 480i
- 1440 x 576i
- 720 x 480p
- 720 x 576p
- 1280 x 720p50
- 1280 x 720p60
- \bullet 1920 x 1080i50
- 1920 x 1080i60
- \bullet 1920 x 1080p50
- 1920 x 1080p60
- VGA
- SVGA
- XGA
- SXGA
- UXGA
- 4K x 2K @ 23.98 Hz, 24 Hz, 25 Hz, 29.97 Hz, and 30 Hz passthrough
- 4K x 2K YCbCr 4:2:0 @ 59.94 Hz, 60 Hz, and 50 Hz pass-through

1080p resolutions may require a small amount of vertical zoom when scaling down to certain SD resolutions.

The SiI9612 video processor does not support frame rate conversion. The output frame rate always needs to be the same as the input frame rate.

2.1.2. Special Considerations for 4K x 2K Inputs

4K x 2K inputs must bypass all major processing blocks. In this mode, color space conversion and picture controls are still available. The exception is YCbCr 4:2:0 encoded 4K x 2K @ 60 Hz (59.94 Hz) and 50 Hz inputs, in which color space conversion and picture controls must also be bypassed.

[Figure 2.4](#page-11-4) on page [12](#page-11-4) shows the bypass modes available on the SiI9612 video processor.

2.1.3. Supported Output Resolutions

The SiI9612 video processing core supports several output formats including the following:

 VGA • SVGA XGA

480i

480p

- 1080i $• 1080p$
-
- 576i
- 576p
	- 720p
- SXGA UXGA 4K x 2K @ 23.98 Hz, 24 Hz, 25 Hz,
	- 29.97 Hz, and 30 Hz 4K x 2K YCbCr 4:2:0 @ 59.94 Hz, 60 Hz, 50 Hz

The SiI9612 device does not support frame rate conversion. The output frame rate always needs to be the same as the input frame rate.

2.1.4. Video Processing Blocks

The SiI9612 video processor contains the following video processing blocks:

- Input Preprocessing reformats the input signal to YCbCr 4:2:2 format
- Mosquito Noise Reduction
- Standard Definition Edge Smoothing
- High-definition Detail and Edge Enhancement
- Adaptive Video Scaling
- High-definition Edge Smoothing
-
- Internal OSD Blending
- Output Postprocessing reformats the video data to many different output formats
- - Test Pattern Generation

[Figure 2.3](#page-10-0) shows a block diagram indicating the placement of these blocks in the video path.

Figure 2.3. Video Processing Blocks

2.1.5. Bypass Modes

The SiI9612 device provides two options for bypassing the internal processing blocks using control registers that are described in the SiI9612 programmer's reference (*SiI-PR-1069; requires NDA with Lattice Semiconductor*). [Figure 2.4](#page-11-4) shows the available bypass options.

Figure 2.4. Bypass Options

2.1.6. Processing Mode

In processing mode, the output of the SiI9612 video processor can be in RGB or YCbCr mode. Multiple color space converters, chroma upsampler, and chroma downsampler logic blocks are available on the input and output of the processing block to ensure support for a wide range of applications.

2.2. Input Preprocessing

The SiI9612 video processor provides a number of video processing functions that can be used to adjust the incoming video signal before it is sent to the scaler and enhancement blocks. These functions are color space conversion, picture controls, and chroma subsampling. All processing is done in 36 bits.

2.2.1. Picture Controls

Picture controls are used to adjust the following aspects of the video input signal:

- Input Black Level: 4096 levels of black level control.
- Contrast: 1 integer bit, 8 fractional bits. Range is from 0 to 1.996 with a 1/256 resolution for a total of 512 levels of contrast control.
- Saturation:1 integer bit, 8 fractional bits. Range is from 0 to 1.996 with a 1/256 resolution for a total of 512 levels of saturation control.

2.2.2. 3 x 3 Matrix (Multicolor Space Converter)

In addition to the built-in picture controls, the SiI9612 device features a 3 x 3 matrix module at the input path. These can be used as programmable linear control to adjust the brightness, contrast, saturation, and hue in the three components of the input signal. It can also be used to perform RGB-to-YCbCr and YCbCr-to-RGB color space conversions.

The 3x3 matrix also comes with 64 sets of predefined coefficients to support all standard color space conversions.

[Table 2.2](#page-12-5) shows the eight possible formats available for the input and output of the 3 x 3 matrix.

Color Space	Levels	Colorimetry			
YCbCr	Video	709			
YCbCr	Video	601			
YCbCr	PC	709			
YCbCr	PC	601			
RGB	Video	709			
RGB	Video	601			
RGB	PC	709			
RGB	PC	601			

Table 2.2. Multicolor Space Converter Input/Output Formats

2.2.3. Chroma Subsampler

The chroma subsampler module converts YCbCr 4:4:4 input signals to YCbCr 4:2:2 format.

2.3. Mosquito Noise Reduction

The SiI9612 video processor detects and removes mosquito noise. Mosquito noise is a common compression artifact caused by MPEG decoders, and is often exhibited around the edges of text and computer generated graphics. The SiI9612 algorithm detects areas where mosquito noise would be the most likely, and then works to diminish the mosquito noise without blurring the edge of the text or graphic. The maximum resolution supported by mosquito noise reduction is 576p.

2.4. Video Smoothing

The Lattice Semiconductor Video Smoothing technology removes the rough edges in an image, such as the staircase appearance of a diagonal line drawn on the screen without edge smoothing (stair stepped effect). Digital compression, scaling artifacts, poor quality deinterlacing, or resolution limitations in the digital sampling of an image cause these effects. Smoothing technology creates the effect of a high resolution image without softening the entire image.

The SiI9612 device offers two smoothing blocks. The Standard Definition Edge Smoothing block comes before the scaler block and removes any rough edges on the original image. The High-definition Edge Smoothing block comes after the scaler and it reduces rough edges caused by upscaling the video.

2.5. Detail/Edge Enhancement

There are two types of sharpening in the SiI9612 device: general and edge-qualified. Sharpening is done before scaling in the High-definition Enhancement block. The High-definition Enhancement block works well for sharpening both SD and HD video.

Detail enhancement can be used to increase fine detail or reduce noise for overly enhanced images. Detail enhancement is controlled with an 8-bit signed register. Positive control numbers from 1 to 127 increase sharpening and negative numbers in two's complement format decrease sharpening. This means that if the control word is negative, the image is low-pass filtered. The control register defaults to 0, which does not apply any sharpening.

Edge enhancement can be used to sharpen edges or reduce overly enhanced edges. The edge qualified sharpening or edge enhancement works only on object edges. It also uses an 8-bit signed control word, like general sharpening, so

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

sharpening can increase around object edges if the control word is positive, and edges of objects can be filtered if the control word is negative. There is a *clipping* control for edge-qualified sharpening that allows for adjustment of edge sensitivity. The clipping control is also an 8-bit number, but it is unsigned. The clipping control allows the user to select the strength of object edges to which sharpening is applied.

The detail enhancement and edge-qualified enhancement methods are additive, so the results of both sharpening methods are combined.

An example of this would be to use general sharpening to increase detail in the entire image. If object edges are overenhanced, then negative edge qualified sharpening is applied to reduce the overenhancement of the edges.

If general sharpening is applied to a noisy image, the increase in noise may be objectionable. In that case, positive edge qualified sharpening should be applied to sharpen object edges, but not increase the noise level.

2.6. Scaler

The scaler provides format conversion capability to the SiI9612 video processor. It reads the input data from internal line memory and applies horizontal and vertical scaling. Adaptive scaling ensures that the converted format is free of ringing artifacts regardless of content, whether video, graphic, or a mix of both. Format conversion is supported for both video and PC formats.

The scaler does not support a frame buffer. The output frame rate is locked to the input frame rate. A small amount of vertical zoom is necessary when scaling down from 1080p resolutions to some SD resolutions such as 480p.

The scaler can perform scaling on a limited set of Frame Packed 3D formats. The only 3D format conversions that work are conversions from 720p Frame Packed to 1080p Frame Packed, or from 1080p Frame Packed to 720p Frame Packed.

The scaler supports panorama mode that changes the aspect ratio of the image. It can be used to fit a 4:3 SD image into a 16:9 HD format with minimal distortion. This is achieved by keeping the original image aspect ratio in the center of the scaled image, and gradually stretching the image towards its left and right edges. This results in no distortion at the image center while horizontal distortion gradually increases towards the left and right edges of the image. The panorama mode features an enhanced algorithm that reduces the distortion at the far edges of the image.

The scaler also includes both a border generator and a mask generator. The border generator is used to create a grey frame about the video image whereas the mask generator can be used to create a black frame around the border. Borders provide another method for correcting the aspect ratio of the displayed image, such as displaying a 4:3 image on a 16:9 frame without horizontal distortion by adding appropriately sized pillars on the left and right side of the image.

Other functions supported by the scaler block include Y/C delay that allows a horizontal offset between the chroma and luma signal to compensate for delay differences caused by other parts of the system, automatic Chroma Upsampling Error (CUE) correction, which detects chroma data that has been upsampled incorrectly in the vertical direction and suppresses the visual artifacts caused by these errors, and user-defined zoom and pan functions.

Scaler processing is done in YCbCr 4:2:2, 20-bit (10 bits per component) color space format.

2.7. Keystoning

The SiI9612 device supports Keystoning. Keystoning is necessary when an image is projected onto a surface at an angle resulting in a distorted image of a trapezoid. For example, if a projector is lower than the surface onto which it is projecting, the image is larger at the top than at the bottom.

2.8. Standalone Video Timing Generators

The SiI9612 device features a standalone Video Timing Generator (VTG) which allows it to generate a solid colored screen with any output format supported by the device. For example, a 1080p signal which produces a solid blue screen can be output when there are no inputs to the video processor.

The input clock for the VTG can be selected from among these clock sources: 27 MHz system clock, HDMI input clock and internal video PLLs.

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change w

2.9. Test Pattern Generator

The SiI9612 video processor has a programmable Test Pattern Generator (TPG). The TPG is flexible and under software control. It is able to generate test patterns without a valid input signal. The maximum output resolution of the TPG is 4096 x 2208. The 4096 horizontal resolution supports all 4K x 2K formats. The 2208 vertical resolution supports Frame Packed 3D formats up to 1080p.

The TPG operates in YCbCr 4:4:4 color space format at 12 bits per color component.

2.10.On-screen Display

The SiI9612 video processor comes with a built-in character-based On-screen Display (OSD). The OSD is organized as a 108 x 30 character map that can be positioned anywhere on the screen. 384 characters can be created at 12 x 24 pixels per character or 192 characters at 24 x 24 pixels per character. The OSD can support transparency and a maximum of 64 pairs of foreground and background colors. The maximum resolution of the OSD is 1296 x 720 pixels.

The OSD supports a split mode that allows it to be overlaid onto some 3D video formats. The OSD can be split vertically or horizontally. When split vertically the OSD can be overlaid onto Frame Packed 3D formats or Top-and-Bottom 3D formats. When split horizontally, the OSD can be overlaid onto Side-by-Side 3D formats. However, 3D processing downstream from the SiI9612 device of Side-by-Side (Half) and Top-and-Bottom formats will distort the characters as they will be expanded by 2x horizontally in a Side-by-Side (Half) format, or they will be expanded by 2x vertically in a Top-and-Bottom format.

2x, 3x, and 4x pixel and line replication are supported for increasing the size of the OSD characters. Pixel replication is independent for horizontal and vertical. Pixel and line replication may be used to increase the legibility of the OSD for 4K x 2K output.

The OSD is rendered in YCbCr 4:4:4 or RGB color space.

2.11.Output Postprocessing

Additional processing can be performed on the output data after the scaling/enhancement data path before it is sent to the HDMI transmitter. These functions are color space conversion and chroma upsampling. All processing is done in 36 bits.

2.11.1. Chroma Upsampler

The chroma upsampler module converts YCbCr 4:2:2 input signals to YCbCr 4:4:4 format.

2.11.2. 3 x 3 Matrix (Multicolor Space Converter)

The 3 x 3 matrix module is the same as the one in the input path. It performs color space conversion using a userprogrammed coefficient and offset values, or 64 predefined sets of coefficients for all standard color space conversions.

2.12.4:2:0 Output

The SiI9612 video processor supports YCbCr 4:2:0 ready displays. The primary purpose of this pixel encoding format is to support the transmission of 4K x 2K @ 50/60 Hz formats using a link clock rate that is half the pixel clock rate, or 297 MHz, by reducing the bandwidth through chroma subsampling.

In YCbCr 4:2:0 format, the chroma components, Cb and Cr, are subsampled both horizontally and vertically with respect to the Y component by a factor of two. This produces a Y-to-Cb/Cr ratio of 4:1, which results in half the bandwidth of YCbCr 4:4:4 format. As shown i[n Figure 2.5](#page-15-0) on the next page, the subsampled Cb and Cr components are co-sited and aligned with Y horizontally, but are shifted by half a line vertically.

Figure 2.5. Location of Cb/Cr with Respect to Y in YCbCr 4:2:0

[Figure 2.6](#page-15-1) illustrates the organization and timing of the Y, Cb and Cr samples when transported across the HDMI link in YCbCr 4:2:0 format. Two horizontally successive Y samples are transmitted in TMDS channel 1 and 2 in order, respectively. The Cb and Cr samples are transmitted on alternate lines in TMDS channel 0, with Cb being transferred first.

Figure 2.6. YCbCr 4:2:0 Signal Mapping and Timing Diagram

The SiI9612 video processor provides a special mode for scaling any input format with 50/60 Hz frame rate to 4K x 2K @ 50/60 Hz in 4:2:0 output format. In this mode the scaler is configured to scale the input vertically to the full 4K x 2K vertical resolution of 2160 lines and horizontally to half the horizontal resolution, either 1920 or 2048 pixels. A half line vertical shift is then applied to the chroma component of the generated signal before being upsampled by a factor of two. The resultant 4:4:4 signal then goes to a luma upsampler module where the luma component is upsampled to create two times the number of samples. In the final stage, the luma component is sent out in two pixels per clock while the chroma components Cb and Cr are clocked out on alternating lines. All processing is done with an output clock of 297 MHz.

2.13.HDMI Output

The SiI9612 video processor features an HDMI transmitter with 300 MHz TMDS core for 1080p @ 60 Hz 3D and 4K x 2K outputs, full digital video and audio pipelines, integrated HDCP keys and encryption engine, and Audio Return Channel (ARC) input.

2.13.1. TMDS Transmitter Core

The TMDS transmitter core performs 8-bit-to-10-bit TMDS encoding on the data received from the HDCP XOR mask, and is then sent over three TMDS data and one TMDS clock differential lines. See th[e HDCP Encryption Engine/XOR](#page-16-4) [Mask](#page-16-4) on page [17](#page-16-3) for more details.

The transmitter core supports link clocks from 25 MHz to 300 MHz. The internal PLL has the option to multiply the pixel clock to implement deep color or pixel repetition modes.

2.13.2. Deep Color Support

The SiI9612 video processor provides support for deep color video data up to the maximum specified link speed of 3 Gb/s (300 MHz internal clock rate for the deep color packetized data). It supports 30-bit and 36-bit video input formats, and converts the data to 8-bit packets for encryption and encoding for transferring across the TMDS link.

When the input data width is wider than desired, the device can be programmed to dither or truncate the video data to the desired size. For example, if the input data width is a 12 bits per pixel component, but the sink device only supports 10 bits, the HDMI transmitter can be programmed to dither or truncate the 12-bit input data to the desired 10-bit output data.

2.13.3. Source Termination

TMDS transmitters use a current source to develop the low-voltage differential signal at the receiver end of the DC-coupled TMDS transmission line, and constitute open termination for reflected waveforms. As a result, signal reflections created by traces, packaging, connectors, and the cable can arrive at the transmitter with increased amplitude.

To reduce these reflections, the HDMI transmitter port has an internal termination option of 150 Ω for single-ended termination, and 300 Ω for differential termination. This termination reduces the amplitude of the reflected signal, but it also lowers the common mode input voltage at the sink. Lattice Semiconductor recommends turning internal source termination off when the transmitter operates less than or equal to 165 MHz, and turning it on for frequencies above 165 MHz.

2.13.4. HDCP Encryption Engine/XOR Mask

The HDMI transmitter provides an HDCP encryption engine that contains the logic necessary to encrypt the incoming audio and video data, and includes support for HDCP authentication and repeater checks. The system microcontroller controls the encryption process by using a set sequence of register reads and writes. An algorithm uses HDCP keys and a Key Selection Vector (KSV), stored in the HDCP key ROM to calculate a number that is then applied to an XOR mask. This process encrypts the audio and video data on a pixel-by-pixel basis during each clock cycle.

2.13.5. HDCP Key ROM

The SiI9612 video processor comes preprogrammed with a set of production HDCP keys for the HDMI transmitter. The keys are stored in an internal ROM. System manufacturers do not need to purchase key sets from the Digital Content Protection LLC. Lattice Semiconductor handles all purchasing, programming, and security for the HDCP keys. The preprogrammed HDCP keys provide the highest level of security because there is no way to read the keys once the device is programmed.

Customers must sign the HDCP license agreement [\(www.digital-cp.com\)](http://www.digital-cp.com/) or be under a specific NDA with Lattice Semiconductor before receiving SiI9612 samples.

2.13.6. Audio Return Channel

The SiI9612 video processor provides an Audio Return Channel (ARC) input to receive an IEC60958-1 or IEC61937 audio stream from the connected sink device through the utility pin of the HDMI cable.

The SiI9612 device supports only single mode ARC. The SiI9612 ARC input can be made compatible for common mode ARC by using an AC-coupling network between the HPD and utility pins of the HDMI connector of the HDMI output port and the SiI9612 ARC pin.

2.13.7. DDC Master I ²C Interface

The Sil9612 HDMI transmitter includes a DDC master I²C interface for direct connection to the HDMI cable. The DDC master I ²C interface is used for two purposes:

- To read the EDID of the connected downstream device,
- To perform HDCP authentication of the connected downstream device.

The host uses the DDC master logic to read the EDID by programming the target address, offset, and number of bytes. When completed, or when the DDC master FIFO becomes full, an interrupt signal is sent to the host so that the host can read data out of the FIFO.

The TPI hardware uses the DDC master to carry out HDCP authentication tasks. The request to perform HDCP authentication is initiated by the host, but it does not access the DDC master directly.

2.13.8. Receiver Sense and Hot Plug Detection

The HDMI transmitter can detect a connected device through the Hot Plug Detect (HPD) input signal or the internal Receiver Sense (RSEN) logic. When HIGH, the HPD signal indicates to the transmitter that the EDID of the connected receiver is readable. The RSEN can be used to detect whether the attached device is powered by sensing the termination in the attached device. An interrupt can be generated whenever there is a change in the state of the HPD or RSEN signal.

2.13.9. Interrupts

The Interrupt logic in the HDMI transmitter buffers interrupt events from different sources. Receiver Sense and Hot Plug Interrupts are also available in power-down mode. The logic for handling these interrupts when all clocks are disabled is also part of this block. The INT pin provides an interrupt signal to the system microcontroller when any of the following occur:

- Monitor Detect (either from the HPD input level or from the receiver sense feature) changes
- VSYNC (useful for synchronizing a microcontroller to the vertical timing interval)
- Error in the audio format
- DDC FIFO status changes
- HDCP authentication error

2.14.HDMI Input

The SiI9612 video processor integrates an HDMI receiver that accepts 300 MHz inputs such as 1080p @ 60 Hz 3D and 4K x 2K video formats. It offers a full video and audio processing pipeline, integrated HDCP keys, and a decryption engine. MHL mode is available with support for PackedPixel mode.

2.14.1. TMDS Receiver Core

The HDMI receiver core is the latest generation core and can receive TMDS data up to 300 MHz. The core performs 10 to 8-bit TMDS decoding on the video data, and 10- to 4-bit TMDS decoding on the audio data received from the three TMDS differential data lines, along with a TMDS differential clock. The TMDS core can sense a stopped clock or stopped video and software can put the video processor into power down mode.

Adaptive equalization is applied to the input signal to counter high-frequency attenuation resulting from long cables, thus ensuring reliable data recovery.

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change w

The receiver core operates in either HDMI or MHL mode. In MHL mode, the receiver core demultiplexes a single TMDS data channel into its three component logical channels (two for PackedPixel mode) of 8 bits each using a common mode clock signal carried on the same TMDS channel.

2.14.2. Deep Color Support

The SiI9612 video processor detects deep color packets in the HDMI data stream and automatically decodes the proper pixel clock setting and output bus width. The deep color mode can be read from registers as 24 bits, 30 bits, or 36 bits per pixel, up to 1080p @ 60 Hz. An interrupt can be generated whenever the deep color mode changes.

2.14.3. MHL Receiver

The HDMI input of the SiI9612 video processor can be configured as a Mobile High-definition Link (MHL) receiver. When an MHL source is connected, an MHL cable detect sense signal from the cable is asserted and sent to the SiI9612 device, and also to the host microcontroller as an interrupt to configure the receiver port as an MHL port, and to prepare for the CBUS discovery process.

The MHL receiver supports PackedPixel mode, which encodes YCbCr 4:2:2 pixel data using 16 bits per pixel rather than 24 bits per pixel as in the other pixel encoding modes. The incoming pixel clock rate may be as high as 150 MHz in this mode, with a link clock rate of half of the pixel clock, which allows MHL to support 1080p @ 60 Hz video. The maximum link clock rate remains 75 MHz in PackedPixel mode.

2.14.4. HDCP Decryption Engine/XOR Mask

The HDMI receiver provides an HDCP decryption engine to decrypt protected audio and video data transmitted by the source device. Decryption is enabled only after the successful completion of an authentication protocol between the source device and the HDMI receiver. This process is driven by the source device through a set sequence of read and writes through the DDC channel. A resulting calculated value is applied to an XOR mask during each clock cycle to decrypt the audio-visual data.

The HDMI receiver also contains all the necessary logic to support full HDCP repeaters. The KSV FIFO can store a KSV list consisting of up to 16 devices.

2.14.5. HDCP Embedded Keys

The SiI9612 device is preprogrammed with a set of production HDCP keys for the HDMI receiver. The keys are stored on the chip in nonvolatile memory. Lattice Semiconductor handles all purchasing, programming, and security for the HDCP keys. Before receiving samples of the SiI9612 video processor, customers must sign the HDCP license agreement (available from [Digital Content Protection LLC\)](http://www.digital-cp.com/) or a special NDA with Lattice Semiconductor.

2.14.6. EDID RAM Block

An EDID block is supported on the HDMI receiver port. The EDID block consists of 256 bytes of RAM to contain the EDID data structure. This memory, comprised of SRAM, is volatile and must be initialized by software during power up.

2.15.Audio Input Processing

The SiI9612 video processor provides multiple ways to accept digital audio signals for insertion onto the HDMI output stream. The HDMI transmitter receives the audio stream through an I²S or S/PDIF port. Audio data can come from one of many sources for each interface, controlled by a multiplexer. This is illustrated in [Figure 2.2](#page-8-0) on page [9.](#page-8-0)

All major audio encoding formats are supported, including LPCM audio, one-bit audio, and bitstream audio formats including high-bitrate audio.

2.15.1. I ²S Audio Input

There are two external I²S ports on the SiI9612 device. The first I²S port is comprised of three signal pins: AI_SCK, AI_WS, and AI_SD. The signal pins are dedicated inputs intended to support 2-channel linear pulse code modulation (LPCM) audio. This l²S input port accepts audio sample frequencies of 32, 44.1, 48, 88.2, 96, 176.4, and 192 kHz.

The second I²S port has seven signal pins: AO_MCLK, AO_SCK, AO_WS, and AO_SD[3:0]. All pins except AO_MCLK are bidirectional. The direction of these pins is controlled by a software programmable register. These pins default to

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

outputs. When the pins are configured as inputs, they enable an input of up to eight channels of LPCM audio for insertion onto the HDMI output. The I²S input supports sampling frequencies of 32 to 192 kHz.

The multichannel I²S interface also supports high-bitrate audio formats like Dolby® TrueHD and DTS-HD Master Audio™.

Only one of the I²S ports can be selected to send audio data to the HDMI transmitter at any given time.

2.15.2. Direct Stream Digital Input

Seven pins are used for the Direct Stream Digital (DSD) interface that provides 6-channel one-bit audio data. This interface is for Super Audio Compact Disc (SACD) applications. The DSD input pins are mapped to the multichannel l²S pins and the S/PDIF input pin of the SiI9612 device as shown i[n Table 2.3](#page-19-4) below.

The one-bit audio inputs are sampled on the positive edge of the DSD clock, assembled into 56-bit packets, and mapped to the appropriate FIFO. The Audio InfoFrame, instead of the Channel Status bits, carries the sampling information for one-bit audio. The one-bit audio interface supports input clock frequencies of 2.822 MHz (64 • 44.1 kHz) and 5.645 MHz (64 • 88.2 kHz).

2.15.3. S/PDIF Input

The SiI9612 device can accept digital audio from a S/PDIF input pin. The Sony/Philips Digital Interface Format (S/PDIF) interface is usually associated with compressed audio formats such as Dolby® Digital (AC-3), DTS, and the more advanced variants of these formats. The S/PDIF interface also supports the LPCM format at sampling frequencies of 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz, 176.4 kHz, and 192 kHz.

2.15.4. Requirement for an MCLK

The video processor includes an integrated MCLK generator for operation without requiring an external clock PLL. This removes the requirement for an MCLK input on the device for creating the time stamp value used in audio clock recovery.

2.15.5. Audio Downsampler

The SiI9612 device has an audio downsampler function that downsamples the incoming two-channel audio data and sends the result over the HDMI link. The audio data can be downsampled by one-half or one-fourth with register control. Conversions from 192 kHz to 48 kHz, 176.4 kHz to 44.1 kHz, 96 kHz to 48 kHz, and 88.2 kHz to 44.1 kHz are supported. Some limitations in the audio sample word length, when using this feature, may need special consideration in a real application.

When enabling the audio downsampler, the Channel Status registers for the audio sample word lengths sent over the HDMI link always indicate the maximum possible length. For example, if the input S/PDIF stream was in 20-bit mode with 16 bits valid after enabling the downsampler, the Channel Status indicates 20-bit mode with 20 bits valid.

Audio sample word length is carried in bits 33 through 35 of the Channel Status register over the HDMI link, as shown in [Table 2.4](#page-20-3) on the next page. These bits are always set to 0b101 when enabling the downsampler feature. Audio data is not affected because zeroes are placed into the LSBs of the data, and the wider word length is sent across the HDMI link.

Table 2.4. Channel Status Bits Used for Word Length

Notes:

1. Maximum audio sample word length (MAXLEN) is 20 bits if MAXLEN = 0 and 24 bits if MAXLEN = 1.

2. Maximum audio sample word length is 20.

3. Maximum audio sample word length is 24.

4. Bits [35:33] are always 0b101 when the downsampler is enabled.

2.15.6. High-bitrate Audio on HDMI

The high-bitrate compression standards, such as Dolby® TrueHD and DTS-HD Master Audio™, transmit data at bitrates as high as 18 Mb/s or 24 Mb/s. Because these bit rates are so high, Blu-ray decoders, HDMI transmitters (as source devices), and DSPs and HDMI receivers (as sink devices) must carry the data using four I²S lines rather than using a single very-high-speed S/PDIF interface or l²S bus (see [Figure 2.7\)](#page-20-1).

Figure 2.7. High-speed Data Transmission

The high-bitrate audio stream is originally encoded as a single stream. To send the stream over four I²S lines, the DVD decoder splits it into four streams. [Figure 2.8](#page-20-2) shows the high-bitrate stream before it has been split into four l²S lines, an[d Figure 2.9](#page-21-4) on the next page shows the same audio stream after being split. Each sample requires 16 cycles of the I 2 S clock (SCK).

Figure 2.8. High-bitrate Stream before and after Reassembly and Splitting

Figure 2.9. High-bitrate Stream after Splitting

2.15.7. I ²S-to-SPDIF Conversion

The Sil9612 video processor includes audio processing to convert LPCM audio from the 2-channel I²S input or from the ¹²S output of the HDMI receiver to an IEC 60958 formatted audio stream. The converted audio stream is sent to the S/PDIF output pin. The conversion works only for 2-channel audio.

2.16.Audio Output Processing

The SiI9612 video processor supports audio extraction from the received HDMI/MHL streams. It can send the digital audio to a S/PDIF output, four ¹²S outputs (SD[3:0]), or six one-bit audio outputs. In addition, the audio output signals can be routed directly to the audio input ports of the HDMI transmitter using an internal audio data path.

Internal routing, multiplexing and processing of I²S and S/PDIF audio signals are illustrated i[n Figure 2.2](#page-8-0) on page [9.](#page-8-0)

2.16.1. S/PDIF Output

The S/PDIF output transmits 2-channel uncompressed LPCM data (IEC 60958) or a compressed bitstream for multichannel (IEC 61937) formats. The audio data output logic forms the audio data output stream from the HDMI audio packets. The S/PDIF output supports audio sampling rates from 32 kHz to 192 kHz. A separate master clock output (MCLK), coherent with the S/PDIF output, is provided for time stamping purposes.

2.16.2. I ²S Audio Output

An I²S output port with four data lines on the SiI9612 device enables 8-channel digital audio output at sample rates from 32 to 192 kHz. The I²S interface is highly programmable through registers to allow interfacing with a wide range of audio DACs or audio DSPs with ¹²S inputs. The ¹²S output port consists of signal pins AO_MCLK, AO_SCK, AO_WS, and AO_SD[3:0].

Additionally, an MCLK output signal is provided with a frequency that is programmable as an integer multiple of the audio sample rate *f*s. MCLK frequencies support various audio sample rates as shown in [Table](#page-21-5) 2.5.

Table 2.5. Supported MCLK Frequencies

The I²S output pins can be reconfigured as inputs for source-specific applications, such as a Blu-ray player where the SoC supplies the multichannel audio to the Sil9612 device directly through the I²S bus.

2.16.3.One-bit Audio Output

The SiI9612 device can output six DSD/SACD streams and a clock for up to 6-channel support. The DSD streams are output on the multichannel l²S pins and the S/PDIF output pin according to [Table 2.6.](#page-22-5) One-bit audio supports 64 • *f*S, with *f*^S being 44.1 kHz or 88.2 kHz.

The one-bit audio outputs are synchronous to the positive edge of the DSD Clock. For one-bit audio, the sampling information is carried in the Audio InfoFrame instead of the Channel Status bits.

rable 2.0. D3D Output Fill Mapping					
DSD Signal	Pin# Pin Name				
DCLK	33	AO SCK			
DR0	34	AO WS			
DL ₀	32	AO SDO			
DR1	31	AO SD1			
DL1	30	AO SD2			
DR2	29	AO SD3			
DL ₂	37	AO SPDIF			

Table 2.6. DSD Output Pin Mapping

2.16.4. High-bitrate Audio Support

The SiI9612 video processor supports the extraction of high-bitrate audio packets from the HDMI input. The extracted data is streamed out through the I²S output port on four I²S data lines at 192 kHz packet rate each.

[Figure](#page-22-4) 2.10 shows the layout of the high-bitrate audio samples on the four l^2S lines.

Figure 2.10. Layout of High-bitrate Audio Samples on I²S

2.16.5. Auto Audio Configuration

The SiI9612 video processor can control the audio output based on the current states of CablePlug, FIFO, Video, ECC, ACR, PLL, InfoFrame and HDMI. Audio output is only enabled when all necessary conditions are met. If any critical condition is missing, the audio output is disabled automatically. Each of these events, which the logic monitors, can be turned on or off separately through a set of programmable registers.

2.16.6. Soft Mute

On command from a register bit or when automatically triggered with Automatic Audio Control (AAC), the video processor progressively reduces the audio data amplitude to mute the sound in a controlled manner. This is useful when there is an interruption to the HDMI audio stream (or an error) to prevent any audio pop from being sent to the I 2 S or S/PDIF outputs.

2.17.CEC Interface

The Consumer Electronics Control (CEC) Interface block provides CEC electrically compliant signals between CEC devices and a CEC master. A CEC controller compatible with the Lattice Semiconductor CEC Programming Interface (CPI) is included on the chip. This CEC controller has a high-level register interface accessible through the I²C or SPI interface and can send and receive CEC commands. This controller makes CEC control very easy and straightforward, and removes the burden of having a host CPU perform these low-level transactions on the CEC bus.

2.18.GPIO

The SiI9612 video processor has four General Purpose I/O (GPIO) pins. Each GPIO pin supports the following functions:

- Input mode: The value can be read through a register.
- Output mode: The value can be set through a programmable register.

The GPIO pins can be reconfigured as a Serial Peripheral Interface (SPI) interface for programming the chip. Refer to the [Pin Strapping](#page-24-0) section on pag[e 25](#page-24-0) for more information.

2.19.Control and Configuration

2.19.1. Register/Configuration Logic

The register/configuration logic block incorporates all the registers required for configuring and managing the features of the SiI9612 video processor. These registers are used to perform HDCP authentication, audio/video/auxiliary format processing, CEA-861B InfoFrame packet format, and power-down control.

The registers are accessible from one of two I²C serial ports. The first is the DDC port located on the HDMI receiver port, and is connected through the HDMI cable to the upstream HDMI transmitter. It is used to exchange values between the transmitter and the SiI9612 video processor for HDCP operation. The second is the local I²C port that controls the SiI9612 device from the display system. The local device registers controlled by the display system can also be accessed through a Serial Peripheral Interface (SPI) bus.

The local device registers are accessed using a 16-bit addressing scheme. Refer to th[e Feature Information](#page-43-0) section on page [44](#page-43-0) for details.

2.19.2. I ²C Serial Ports

The Sil9612 video processor provides three I²C serial interfaces:

- DDC receiver port to communicate back to the upstream HDMI or DVI host,
- DDC master port to read the EDID or perform HDCP authentication of the downstream device,
- \bullet I²C port for initialization and control by a local microcontroller in the display.

Refer to the [Feature Information](#page-43-0) section on pag[e 44](#page-43-0) for a more detailed description of these serial ports.

The device address for the local I²C interface can be set as 0x30 or 0x32 through a strapping pin (se[e Table 2.7\)](#page-24-3).

2.19.3. SPI Serial Bus

The SiI9612 device SPI serial interface employs a simple four-wire synchronous serial interface with unidirectional data lines. The SPI interface allows the local microcontroller to access the SiI9612 device registers at up to 10 MHz bitrate. This is a more efficient method of configuring the device when compared to ¹²C mode.

Refer to the [Feature Information](#page-43-0) section on pag[e 44](#page-43-0) for a more detailed description of SPI.

2.19.4. Delay from Reset Deactivation to Register Access

Once the Reset pin of the SiI9612 device is deactivated, the software must wait 100 ns before accessing the device registers through either the local I²C or SPI bus.

2.20.Pin Strapping

The SiI9612 device supports pin strapping configuration to select the default device I^2C address and the mode of the SPI pins. These settings are shown in [Table 2.7.](#page-24-3) The logical value on these pins is latched by the SiI9612 device on the rising edge of RESET. See the

[Digital Audio Output Pins](#page-38-3) table on page [40](#page-38-3) for more information.

2.21.Power Supply Sequencing

There are no power supply sequencing requirements for the SiI9612 device.

2.22.Audio PLL Reset

Once the SiI9612 device is powered on and all the power supplies of the device have reached their normal operating voltages, the audio PLL must be reset to ensure normal operation. The audio PLL is reset by asserting its Power Down bit for at least 1 ms.

3. Electrical Specifications

3.1. Absolute Maximum Conditions

Table 3.1. Absolute Maximum Conditions

Notes:

1. Permanent device damage can occur if absolute maximum conditions are exceeded.
2. Functional operation should be restricted to the conditions described under normal

2. Functional operation should be restricted to the conditions described under normal operating conditions.
3. Voltage undershoot or overshoot cannot exceed absolute maximum conditions.

3. Voltage undershoot or overshoot cannot exceed absolute maximum conditions.
4. Refer to the Sil9612 Qualification Report for information on ESD performance

Refer to the SiI9612 Qualification Report for information on ESD performance.

3.2. Normal Operating Conditions

Table 3.2. Normal Operating Conditions

Notes:

1. The IO_VDD5 pin is the supply voltage for the CSCL, CSDA, CEC, CDSENSE, TX_DSCL, TX_DSDA, RX_DSDA, RX_DSCL and RX_HPD/CBUS pins. It must be connected to a 5 V power supply.

2. Airflow at 0 m/s. 4-layer PCB.

3.3. DC Specifications

Table 3.3. Digital I/O Specifications

Notes:

1. Refer to the [Pin Diagram and Pin Descriptions](#page-37-0) section beginning on pag[e 38](#page-37-0) for pin type designations for all package pins.

2. Schmitt trigger input pin thresholds V_{TH+} and V_{TH} correspond to V_{IH} and V_{IL} , respectively.

3. The chip includes an internal pull-down resistor on many of the output pins. When in the high-impedance state, these pins draw a pull down current according to this specification when the signal is driven HIGH by another source device.

4. The chip includes an internal pull-down resistor on many of the input pins. These pins draw a pull-down current according to these values when the signal is driven HIGH by another device.

Table 3.4. TMDS Input DC Specifications – HDMI Mode

Table 3.5. TMDS Input DC Specifications – MHL Mode

Table 3.6. TMDS Output DC Specifications

Table 3.7. Single Mode Audio Return Channel DC Specifications

Table 3.8. CEC DC Specifications

Table 3.9. CBUS DC Specifications

3.3.1. DC Power Supply Pin Specifications

Table 3.10. Total Power Dissipation

Notes: Maximum power dissipation has been measured under the following operating conditions:

1. 70 °C ambient temperature with device power supplies set to 5% over normal operating values.

2. Scaling 480p @ 60 Hz to 1080p @ 60 Hz with a pseudo random test pattern and video processing enabled.

Table 3.11. Power-down Mode Power Dissipation

Note: Maximum power dissipation has been measured at 70 °C ambient temperature with supplies set to 5% over normal operating values, and no switching applied on the input and output ports.

3.4. AC Specifications

Table 3.12. TMDS Input AC Timing Specifications – HDMI Mode

Table 3.13. TMDS Input AC Timing Specifications – MHL Mode

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Table 3.14. TMDS Output AC Timing Specifications Mode

Table 3.15. CEC AC Specifications

Table 3.16. CBUS AC Specifications

Table 3.17. I ²S Audio Input Port Timing Specifications

Notes:

1. Proportional to unit time (UI) according to sample rate. Refer to the I²S Specification.

2. Set up and hold minimum times are based on 13.388 MHz sampling, which is adapted from Figure 3 of the Philips I²S Specification.

3. All parameters are applicable to the I²S output port signals when reconfigured as inputs.

Table 3.18. S/PDIF Input Port Timing Specifications

***Note:** Proportional to unit time (UI) according to sample rate. Refer to the IEC60958 Specification.

Table 3.19. I ²S Audio Output Port Timing Specifications

Notes:

1. Guaranteed by design.

2. Refer t[o Figure](#page-34-1) 4.6 on pag[e 35.](#page-34-1) Meets timings in the Philips I²S Specification.

3. Applies also to SDC-to-WS delay.

Table 3.20. S/PDIF Output Port Timing Specifications

Notes:

1. Guaranteed by design.

2. Proportional to unit time (UI), according to sample rate.

3. S/PDIF is not a true clock, but is generated from the internal 128 f_s clock, for f_s from 32 to 192 kHz.

Table 3.21. Crystal Clock Timings

***Note:** The XTALIN/XTALOUT pin pair must be driven with a clock in all applications.

Figure 3.1. Crystal Clock Schematic

3.5. Control Timing Specifications

Table 3.22. Reset Timings

Table 3.23. I ²C Control Signal Timings

Notes:

1. DDC ports are limited to 100 kHz by the HDMI Specification, and meet I²C standard mode timings.

2. The operating frequency of the HDMI transmitter DDC port is programmable.

3. Local I²C port (CSCL/CSDA) meets standard mode I²C timing requirements to 400 kHz.

Table 3.24. SPI Control Signal Timings

Note: Signal names are from the perspective of the host.

4. Timing Diagrams

4.1. Reset Timing Diagrams

VCC must be stable between the limits shown in the [Normal Operating Conditions](#page-25-2) section on pag[e 26](#page-25-2) for TRESET before RESET# goes HIGH, as shown in [Figure 4.1.](#page-32-3) Before accessing registers, RESET# must be pulled LOW for TRESET. This can be done by holding RESET# LOW until TRESET after stable power, or by pulling RESET# LOW from a HIGH state for at least TRESET, as shown i[n Figure 4.2.](#page-32-4)

Figure 4.1. Conditions for Use of RESET#

Figure 4.2. RESET# Minimum Timing

4.2. TMDS Input Timing Diagrams

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

4.3. Digital Audio Input Timing Diagrams

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.l**atticesemi.com/legal**. All other brand or product names are
trademarks or registered tr

4.4. Digital Audio Output Timing Diagrams

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.la**tticesemi.com/legal**. All other brand or product names are
trademarks or registered tr

4.5. Control Signal Timing Diagrams

4.5.1. I ²C Timing Diagram

Figure 4.9. I²C Data Valid Delay

4.5.2. SPI Timing Diagrams

Figure 4.10. SPI Write Setup and Hold Times

Figure 4.11. SPI Read Setup and Hold Times

4.6. Calculating Setup and Hold Times for I² S Audio Output Bus

Valid serial data is available at T_{SCK2SD} after the falling edge of the first AO_SCK cycle, and then captured downstream using the active rising edge of AO_SCK one clock period later. The setup time of data-to-AO_SCK (T_{SU}) and hold time of AO_SCK-to-data (THD) are a function of the worst case AO_SCK-to-output data delay (TSCK2SD)[. Figure](#page-34-1) 4.6 on pag[e 35](#page-34-1) illustrates this timing relationship. Note that the active AO SCK edge (rising edge) is shown with an arrowhead. For a falling edge sampling clock, the logic is reversed.

[Table](#page-36-1) 4.1 shows the setup and hold time calculation examples for various audio sample frequencies. The setup and hold times for other audio sampling frequencies can also be calculated with the formula used in these examples.

Symbol	Parameter	FWS (kHz)	FSCK (MHz)	$T_{TR}(ns)$	Min (ns)
$T_{\scriptstyle\text{SU}}$	Setup Time, SCK to SD/WS	32	2.048	488	190
	$=T_{TR} - (T_{SCKDUTY WORST} + T_{SCK2SD MAX})$	44.1	2.822	354	136
	$T_{TR} - (0.6T_{TR} + 5 \text{ ns})$	48	3.072	326	125
$= 0.4$ T _{re} – 5 ns		96	6.144	163	60
		192	12.288	81	27
Т _{нр}	Hold Time, SCK to SD/WS	32	2.048	488	190
	$=$ ($T_{\text{SCKDUTY_WORST}} - T_{\text{SCK2SD_MIN}}$)	44.1	2.822	354	136
$= 0.4$ T _{TR} $- 5$ ns		48	3.072	326	125
		96	6.144	163	60
		192	12.288	81	27

Table 4.1. I²S Setup and Hold Time Calculations

Note: The sample calculations shown are based on WS = 64 SCK rising edges.

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

5. Pin Diagram and Pin Descriptions

5.1. Pin Diagram

[Figure 5.1](#page-37-2) shows the pin assignments of the SiI9612 video processor. Individual pin functions are described in th[e Pin](#page-38-0) [Descriptions](#page-38-0) section on page [38.](#page-37-0) The package is a 9 mm × 9 mm, 76-pin MQFN, 0.4 mm pitch, with ePad that must be connected to ground.

Figure 5.1. Pin Diagram

5.2. Pin Descriptions

5.2.1. HDMI Receiver Control Signal Pins

5.2.2. HDMI Receiver Differential Signal Data Pins

5.2.3. Digital Audio Output Pins

***Note**: These I²S audio output signals can be reconfigured by software as inputs to support multichannel audio input.

5.2.4. HDMI Transmitter TMDS Output Pins

5.2.5. HDMI Transmitter Control Signal Pins

5.2.6. Audio Input Pins

5.2.7. Configuration/Programming Pins

5.2.8. Crystal Clock Pins

Note: The XTALIN pin can be driven at LVTTL levels by a clock (leaving XTALOUT unconnected) or connected through a crystal to XTALOUT.

5.2.9. Power and Ground Pins

5.2.10. Reserved Pins

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.la**tticesemi.com/legal**. All other brand or product names are
trademarks or registered tr

6. Feature Information

6.1. I ²C and SPI Interfaces

6.1.1. E-DDC/I ²C Interface

The HDCP protocol requires the video transmitter and video receiver to exchange values. The transmitter reads the EDID data in the receiver to ascertain its capabilities. These values are exchanged over the DDC channel of the HDMI interface. The E-DDC channel follows the I²C serial protocol. Both the HDMI receiver and transmitter ports of the SiI9612 device feature their own separate E-DDC buses.

6.1.1.1. HDMI Receiver E-DDC Interface

The HDMI receiver port of the SiI9612 device has a connection to the E-DDC bus with the slave address of 0x74 for HDCP authentication, and 0xA0 for EDID data retrieval by the upstream transmitter. The I^2C read operation is shown in [Figure](#page-43-3) 6.1, and the write operation in [Figure](#page-43-4) 6.2.

Multiple bytes can be transferred in each transaction, regardless of whether they are reads or writes. The operations are similar to those in the two figures above, except that there is more than one data phase. An ACK follows each byte except the last byte in a read operation. Byte addresses increase with the least-significant byte transferred first, and the most-significant byte last. See the I²C Specification for more information.

There is also a Short Read format that can be performed during the third phase of HDCP authentication. It is designed to improve the efficiency of Ri register reads that must be done every two seconds while encryption is enabled. Figure [6.3](#page-43-5) shows this transaction. There is no register address phase (only the slave address phase), because the register address is reset to 0x08 (Ri) after a hardware or software reset, and after the STOP condition on any preceding l^2C transaction.

6.1.1.2. HDMI Transmitter E-DDC Interface

The Sil9612 HDMI transmitter port interfaces with the E-DDC bus through an I²C master controller. The DDC master supports the I²C transactions specified by the VESA Enhanced Display Data Channel Standard. The DDC master complies with the 100 kHz standard mode timing of the I²C Specification and supports slave clock stretching, as required by E-DDC. [Figure 6.4](#page-44-1) shows the supported transactions and timing sequences.

Figure 6.4. DDC Master I²C Supported Transactions

6.1.2. Local I²C Interface

The Sil9612 video processor has a third I²C port accessible only to the controller in the display device. It is separate from the E-DDC bus and is a slave device. The local I²C interface on SiI9612 pins CSCL and CSDA is a slave interface that can run up to 400 kHz. This bus is used to configure and control the video processor by reading and writing to necessary registers.

The device registers are accessed using 16-bit addresses[. Figure 6.5](#page-44-2) illustrates the bus activity on the CSDA line when writing to a device register, and [Figure 6.6](#page-44-3) illustrates the same when reading a device register. In both read and write cycles, after the master transmits the device address and receives an acknowledgment from the slave, it sends two bytes, which represent the address of the register it wants to read or write. These two bytes make up the high and low bytes of the register address. The rest of the bus cycle follows the same format as transactions using an 8-bit register address. For example, to write to register 0x1008 of the HDMI receiver, the master would transmit 0x10 for the high address byte and 0x08 for the low address byte.

Figure 6.5. Register Write Cycle on Local I²C

Figure 6.6. Register Read Cycle on Local I2C

Multibyte transfers are supported. The operations are similar to those described above. The internal address pointer is advanced automatically after every transfer of a byte.

The device address of the local I²C interface can be set to one of two values by strapping the AO_MUTE pin LOW or HIGH at reset. [Table 6.1](#page-45-4) shows the device address selected for each state of the AO_MUTE pin at reset.

Table 6.1. Control of Local I ²C Device Address with AO_MUTE Pin

Device Address	AO MUTE = LOW	AO MUTE = HIGH		
Local 1^2C	0x30	0x32		

6.1.3. Video Requirement for I²C Access

The SiI9612 video processor does not require an active video clock to access its registers from either the E-DDC port or the local I²C port. Read/Write registers can be written and then read back. Read-only registers that provide values for an active video or audio stream return indeterminate values if there is no video clock and no active sync.

Use the SCDT and CKDT register bits to determine when active video is being received by the chip.

6.1.4. Local SPI Serial Interface

The SPI serial interface is a simple four-wire synchronous serial interface with unidirectional data lines. The host CPU drives clock, chip select, and serial transmit data to the SPI slave device. It also receives serial data from the SPI slave device. By using multiple chip-enables and tying the receive data lines together, it is possible to connect multiple SPI slave devices to a single host CPU as shown in [Figure 6.7](#page-45-2) and [Figure 6.8.](#page-45-3) The maximum clock frequency is 10 MHz.

Figure 6.7. SPI Serial Connection Example: Host ↔ Single SPI Slave Device

Figure 6.8. SPI Serial Connection Example: Host ↔ Dual SPI Slave Devices

6.1.4.1. Write Operation

The following description of a write operation is from the perspective of the host controller as shown in [Figure 6.9.](#page-46-0)

First, the host CPU asserts the SPI_CS# line LOW to indicate the start of a transfer. Then it sends 15 address bits (MSB first) on the SPI_TX line, followed by a single R/W bit (0 = write). For a write operation, the host CPU sends *N* bytes of write data one byte at a time (MSB first). The order of bits on the SPI_TX line is 7–0, 15–8, 23–16, and so on. When more than one byte is written, the address is incremented automatically in the SPI slave device. The maximum number of bytes that may be written in a single transaction is not limited by the bus protocol, but may be limited by the slave device.

At the end of the transaction, SPI_CS# is deasserted to indicate the end of the transfer. If SPI_CS# is deasserted too early, the slave device aborts the transfer, and the results may be undefined.

Figure 6.9: SPI Serial Write Operation

Note: Signal names are as seen at the host side of the interface.

6.1.4.2. Read Operation

The following description of a read operation is from the perspective of the host controller as shown in [Figure 6.10](#page-46-1) below.

First, the host CPU asserts the SPI CS# line LOW to indicate the start of a transfer. Then it sends 15 address bits (MSB first) on the SPI_TX line, followed by a single R/W bit (1 = read). For a read operation, the host CPU must poll the SPI_RX line while holding the clock pin HIGH, until the slave device drives the SPI_RX line HIGH to indicate data is ready. The host may then start reading *N* bytes of data one byte at a time (MSB first). The order of bits on the serial line is 7–0, 15–8, 23–16, and so on.

Similar to the write operation, when more than one byte is read, the address is incremented automatically in the SPI slave device. The maximum number of bytes that may be read in a single transaction is not limited by the bus protocol, but may be limited by the slave device. Note that the serial clock does not toggle in the pause between sending the address and receiving read data. At the end of the transaction, SPI_CS# is deasserted to indicate the end of the transfer. If SPI_CS# is deasserted too early, the slave device aborts the transfer, and the results may be undefined.

Figure 6.10: SPI Serial Read Operation

Note: Signal names are as seen at the host side of the interface.

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

7. Package Information

7.1. ePad Requirements

The SiI9612 video processor is packaged in a 76 pin, 9 mm \times 9 mm MQFN package with ePad that is used for the electrical ground of the device and for improved thermal transfer characteristics. The ePad dimensions are 5.38 mm × 5.38 mm ± 0.15 mm. Soldering the ePad to the ground plane of the PCB is required to meet package power dissipation requirements at full-speed operation, and to correctly connect the chip circuitry to electrical ground. To avoid the possibility of electrical shorts, a clearance of at least 0.25 mm should be designed on the PCB between the edge of the ePad and the inner edges of the lead pads.

The thermal land area on the PCB may use thermal vias to improve heat removal from the package. These thermal vias also double as the ground connections of the chip and must attach internally in the PCB to the ground plane. An array of vias should be designed into the PCB beneath the package. For optimum thermal performance, the via diameter should be 12 mils to 13 mils (0.30 mm to 0.33 mm) and the via barrel should be plated with 1-ounce copper to plug the via. This design helps to avoid any solder wicking inside the via during the soldering process, which may result in voids in solder between the pad and the thermal land. If the copper plating does not plug the vias, the thermal vias can be tented with solder mask on the top surface of the PCB to avoid solder wicking inside the via during assembly. The solder mask diameter should be at least 4 mils (0.1 mm) larger than the via diameter.

Package standoff when mounting the device also needs to be considered. For a nominal standoff of approximately 0.1 mm, the stencil thickness of 5 mils to 8 mils should provide a good solder joint between the ePad and the thermal land.

[Figure 7.1](#page-48-1) on the next page shows the package dimensions of the SiI9612 video processor.

7.2. PCB Layout Guidelines

Refer to Lattice Semiconductor document *PCB Layout Guidelines: Designing with Exposed Pads* [\(Lattice Semiconductor](#page-50-3) [Documents](#page-50-3) on pag[e 51\)](#page-50-3) for basic PCB design guidelines when designing with thermally enhanced packages using the exposed pad. This application note is intended for use by PCB layout designers.

7.3. Package Dimensions

This figure is not to scale.

JEDEC Package Code MO-220 (Dimensions in mm)

Symbol	Min	Тур	Max	Symbol	Min	Тур	Max
A	0.80	0.85	0.90	D ₂	5.23	5.38	5.53
A ₁	0.00	0.02	0.05	E	9.00 BSC		
A ₂		0.65	0.70	E ₂	5.23	5.38	5.53
A_3	0.20 REF				0.30	0.40	0.50
b	0.15	0.20	0.25	e	0.40 BSC		

Figure 7.1. Package Diagram

SiI9612 4K Video Processor with Integrated 300 MHz Receiver and Transmitter Data Sheet

7.4. Marking Specification

[Figure 7.2](#page-49-2) and [Figure 7.3](#page-49-3) show the markings of the SiI9612 package. Refer to [Figure 7.1](#page-48-1) on pag[e 49](#page-48-1) for specifics.

7.5. Ordering Information

Production Part Numbers:

The universal package may be used in lead-free and ordinary process lines.

References

Standards Documents

This is a list of standards abbreviations appearing in this document, and references to their respective specifications documents.

Standards Groups

For information on the specifications that apply to this document, contact the responsible standards groups appearing on this list.

Lattice Semiconductor Documents

This is a list of the related documents that are available from your Lattice Semiconductor sales representative. *The Programmer's Reference requires an NDA with Lattice Semiconductor.*

Technical Support

For assistance, submit a technical support case a[t www.latticesemi.com/techsupport.](http://www.latticesemi.com/techsupport)

^{© 2012-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Revision History

Revision C, April 2017 Marking spec changed as per PCN13A16. Added [Figure 7.3. Alternate Topside Marking.](#page-49-3) **Revision B, February 2016**

Updated to latest template.

Revision B, October 2013

Updated the Direct Stream Digital Input and the One-bit Audio Output sections.

Revision A, February 2013

First production release.

7th Floor, 111 SW 5th Avenue Portland, OR 97204, USA T 503.268.8000 www.latticesemi.com